中芯國際將采用Cadence Design Systems公司的“Litho Physical Analyzer”和“Litho Electrical Analyzer”作為65nm和45nm制程的設計工具。這兩款工具可更好地模擬光刻工藝對器件制造的影響。
SMIC is to adopt Cadence Design Systems ‘Litho Physical Analyzer’ and ‘Litho Electrical Analyzer’ for IC designs entering into manufacturing for both the 65nm and 45nm nodes. Both tools enable better simulation of the impact of lithography processes on manufacturability of devices.
"The necessity to address physical and electrical variation at 65 and 45 nanometers requires a holistic approach that starts at the cell level and considers the entire context of the design," said Max Liu, VP of SMIC Design Services Center. "With the Cadence DFM flow, we could analyze cell and IP variability and accurately model their performance in real silicon. By characterizing and reducing the variability, our customers will be able to reduce guard-banding and to produce higher quality silicon. The solution also enables near-linear scalability, which is necessary for a full-chip electrical DFM verification flow."
?
相關鏈接（英文）：
http://www.fabtech.org/news/_a/smic_selects_cadence_dfm_solution_for_65_45nm_production/
?
下載文檔
熱門文章
編輯精選
論壇活動
論壇熱帖
技術子站
資料下載
技術學院
- TrendForce集邦咨詢: AI運算架構升級推升存儲器市場產值有望于2027年再創(chuàng)高峰，預估年增率超過50%
- TrendForce集邦咨詢: 預估2026年全球AI 服務器出貨年增逾28%，ASIC類別占比擴大
- TrendForce集邦咨詢: 美光收購力積電銅鑼晶圓廠，2027年全球DRAM供給或將上修
- TrendForce集邦咨詢: 新機調價抑制銷售需求，2026年第二季度起智能手機生產承壓明顯
- 電動汽車電池管理系統(tǒng)原理
- 手把手教你如何解決MySQL order by limit語句的分頁數(shù)據(jù)重復問題
- 盤點PCB電路板上需要有測試點的原因
- 盤點晶體諧振器振蕩頻率溫度特性異常的幾個原因
