日本黄色一级经典视频|伊人久久精品视频|亚洲黄色色周成人视频九九九|av免费网址黄色小短片|黄色Av无码亚洲成年人|亚洲1区2区3区无码|真人黄片免费观看|无码一级小说欧美日免费三级|日韩中文字幕91在线看|精品久久久无码中文字幕边打电话

當(dāng)前位置:首頁(yè) > 嵌入式 > 嵌入式硬件
[導(dǎo)讀]system generator是xilinx公司的系統(tǒng)級(jí)建模工具,它是擴(kuò)展mathworks公司的MATLAB下面的simulink平臺(tái),添加了XILINX FPGA專(zhuān)用的一些模塊。加速簡(jiǎn)化了FPGA的DSP系統(tǒng)級(jí)硬件設(shè)

system generator是xilinx公司的系統(tǒng)級(jí)建模工具,它是擴(kuò)展mathworks公司的MATLAB下面的simulink平臺(tái),添加了XILINX FPGA專(zhuān)用的一些模塊。加速簡(jiǎn)化了FPGA的DSP系統(tǒng)級(jí)硬件設(shè)計(jì)。 但是對(duì)于初學(xué)者來(lái)說(shuō),不知道什么版本的matlab和什么版本的sytem generator相匹配,以及如何將他們關(guān)聯(lián)在一起?讓我來(lái)告訴你吧! For System Generator for DSP Release Notes and Known Issues, see (Xilinx Answer 29595). 版本匹配:OperaTIng System Support:

Windows 7 Professional

Windows XP Professional

Windows Server 2008

Red Hat Enterprise 6 WorkstaTIon

Red Hat Enterprise 5 WorkstaTIon

SUSE Linux Enterprise 11

Support for 32-bit and 64-bit on all OS

Required:

OpTIonal:

Synopsys Synplify Pro H-2013.03

Mentor Graphics ModelSim 10.1b

System Generator for DSP 14.5Operating System Support:

Windows 7 Professional

Windows XP Professional

Windows Server 2008

Red Hat Enterprise 6 Workstation

Red Hat Enterprise 5 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 14.5 System Edition

MATLAB 2012a and 2012b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

Synopsys Synplify Pro H-2013.03

Mentor Graphics ModelSim 10.1b

System Generator for DSP 14.4 and Vivado System Generator 2012.4Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 14.4 System Edition

MATLAB R2011a, R2011b, 2012a and 2012b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

Synopsys Synplify Pro F-2011.12

Mentor Graphics ModelSim 10.1a

System Generator for DSP 14.3 and Vivado System Generator 2012.3Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 14.3 System Edition

MATLAB R2011a, R2011b, 2012a and 2012b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

Synopsys Synplify Pro F-2012.03-SP1

Mentor Graphics ModelSim 10.1a

System Generator for DSP 14.2Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 14.2 System Edition

MATLAB R2011a, R2011b and 2012a from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 10.1a

System Generator for DSP 14.1Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprize

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 14.1 System Edition

MATLAB R2011a and R2011bfrom the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 10.1a

System Generator for DSP 13.4Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 13.4 Logic Edition

MATLAB R2011a and Beta support for R2011b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 13.4 - Embedded/System Editions

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.6d

System Generator for DSP 13.3Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 13.3 Logic Edition

MATLAB R2010a, R2010b, or R2010bSP1 and R2011a from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 13.3 - Embedded/System Editions[!--empirenews.page--]

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.6d

System Generator for DSP 13.2Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 13.2 Logic Edition

MATLAB R2010a, R2010b, or R2010bSP1 from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 13.2 - Embedded/System Editions

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.6d

Beta support is provided for MATLAB 2011a

System Generator for DSP 13.1Operating System Support:

Windows 7

Windows XP

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 13.1 Logic Edition

MATLAB R2010a or R2010b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 13.1 - Embedded/System Editions

Beta support is provided for MATLAB 2011a

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.6d

System Generator for DSP 12.4Operating System Support:

Windows XP

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 12.4 Logic Edition

MATLAB R2010a or R2010b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 12.4 - Embedded/System Editions

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.5c

System Generator for DSP 12.3Operating System Support:

Windows XP

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 12.3 Logic Edition

MATLAB R2009b or R2010a from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Beta support for MATLAB 2010b

Optional:

ISE Design Suite 12.3 - Embedded/System Editions

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.5c

System Generator for DSP 12.2Operating System Support:

Windows XP

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 12.2 Logic Edition

MATLAB R2009b or R2010a from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 12.2 - Embedded/System Editions

Synopsys Synplify Pro D-2010.03

Mentor Graphics ModelSim 6.5c

System Generator for DSP 12.1Operating System Support:

Windows XP

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

* Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 12.1 Logic Edition

MATLAB R2009a or R2009b from the MathWorks

Optional:

ISE Design Suite 12.1 - Embedded/System Editions

Synopsys Synplify Pro D-2010.03

Mentor Graphics ModelSim 6.5c

System Generator for DSP and AccelDSP 11.4/11.5Operating System Support:System Generator and AccelDSP

Windows XP

System Generator only:

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

Required:

ISE Design Suite 11.4 Logic Edition

MATLAB R2008a R2008b, R2009a or R2009b from The MathWorks

Optional:

ISE Design Suite 11.4 - Embedded/System Editions

Synopsys Synplify Pro 8.9

Mentor Graphics ModelSim 6.4b

System Generator for DSP and AccelDSP 11.3Operating System Support:System Generator and AccelDSP

Windows XP

System Generator only:

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10

Required:

ISE Design Suite 11.3 Logic Edition

MATLAB R2008a R2008b, or R2009a from the MathWorks

Optional:

ISE Design Suite 11.3 - Embedded/System Editions

Synopsys Synplify Pro 8.9

Mentor Graphics ModelSim 6.4b

System Generator for DSP and AccelDSP 11.2Operating System Support:

Windows XP (32 bit only) - Both System Generator and AccelDSP

Red Hat Linux 4u7 (32 and 64 bit) - System Generator only

Required:

ISE Design Suite 11.2 Logic Edition

MATLAB R2008a R2008b, or R2009a from the MathWorks[!--empirenews.page--]

Optional:

ISE Design Suite 11.2 - Embedded/System Editions

Synopsys Synplify Pro 8.9

Mentor Graphics ModelSim 6.4b

System Generator for DSP and AccelDSP 11.1Operating System Support:

Windows XP (32 bit only) - Both System Generator and AccelDSP

Red Hat Linux 4u7 (32 and 64 bit) - System Generator only

Required:

ISE Design Suite 11.1 Logic Edition

MATLAB R2008a or R2008b from the MathWorks

Optional:

ISE Design Suite 11.1 - Embedded/System Editions

Synopsys Synplify Pro 8.9

Mentor Graphics ModelSim 6.4b

System Generator for DSP and AccelDSP 10.1.03Required:

Windows XP (32 bit only)

ISE 10.1.03

ISE 10.1 IP Update 3

MATLAB R2007a, R2007b or R2008a from the MathWorks

Optional:

EDK 10.1.03

ChipScope 10.1.03

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.3c

System Generator for DSP and AccelDSP 10.1.02Required:

Windows XP (32 bit only)

ISE 10.1.02

ISE 10.1 IP Update 2

MATLAB R2007a, R2007b or R2008a from the MathWorks

Optional:

EDK 10.1.02

ChipScope 10.1.02

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.3c

System Generator for DSP and AccelDSP 10.1.01Required:

Windows XP (32 bit only)

ISE 10.1.01

ISE 10.1 IP Update 1

MATLAB R2007a or R2007b from the MathWorks

Optional:

EDK 10.1.01

ChipScope 10.1.01

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.3c

System Generator for DSP and AccelDSP 10.1.00.1134Required:

Windows XP (32 bit only)

ISE 10.1

ISE 10.1 IP Update 0

MATLAB R2007a or R2007b from MathWorks

Optional:

EDK 10.1

ChipScope 10.1

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.3c

System Generator for DSP 9.2.01.1028Required:

Windows XP

ISE 9.2i Service Pack 3 or later

ISE 9.2i IP Update 2 or later

MATLAB R2006b or R2007a from MathWorks

Optional:

AccelDSP 9.2i

ISE 9.2i Service Pack 3 Virtex-5 LX220T/SXT Installer

EDK 9.2i

ChipScope 9.2i

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.1f

System Generator for DSP 9.2.00.967Required:

Windows XP

ISE 9.2i Service Pack 2 or later

ISE 9.2i IP Update 1 or later

MATLAB R2006b or R2007a from MathWorks

Optional:

ISE 9.2i Service Pack 2 Virtex-5 LX220T/SXT Installer

ChipScope 9.2i

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.1f

System Generator for DSP 9.1.01Required:

Windows XP

ISE 9.1i Service Pack 3 or later

ISE 9.1i IP Update 2 or later

MATLAB R2006a or R2006b from MathWorks; see (Xilinx Answer 23145) for the required MATLAB 2006a patch.

Optional:

ISE 9.1i Service Pack 3 Virtex-5 LX220T/SXT Installer

ChipScope 9.1i

EDK 9.1i

Synplicity Synplify Pro 8.6.2

Model Technology ModelSim 6.1f

System Generator for DSP 9.1Required:

Windows XP (Windows XP 64 bit is not currently supported)

ISE 9.1i Service Pack 2 or later

ISE 9.1i IP Update 1 or later

MATLAB R2006a or R2006b from MathWorks; see (Xilinx Answer 23145) for the required MATLAB 2006a patch.

Optional:

ISE 9.1i Service Pack 2 Virtex-5 LX220T/SXT Installer

ChipScope 9.1i

EDK 9.1i

Synplicity Synplify Pro 8.6.2

Model Technology ModelSim 6.1f

System Generator for DSP 8.2.x

PC Only ISE 8.2i Service Pack 3 or later

ISE 8.2i IP Update 2

ChipScope 8.2i

EDK 8.2i

R14 SP3 and R2006a from MathWorks; see (Xilinx Answer 23145) for the required MATLAB 2006a patch.

Synplicity Synplify Pro 8.4

Model Technology ModelSim 6.1b

Windows XP

System Generator for DSP 8.2

PC Only ISE 8.2i Service Pack 1 or later

ISE 8.2i IP Update 1

ChipScope 8.2i

EDK 8.2i

R14 SP3 and R2006a from MathWorks; see (Xilinx Answer 23145) for the required MATLAB 2006a patch.

Synplicity Synplify Pro 8.4

Model Technology ModelSim 6.1b

Windows XP

System Generator for DSP 8.1.01

PC Only ISE 8.1i Service Pack 2 or later

ISE 8.1i IP Update 1

ChipScope 8.1i

EDK 8.1i

R14 SP1, R14 SP2, R14 SP3, and R2006a from MathWorks; see (Xilinx Answer 23145) for the required MATLAB 2006a patch.

Synplicity Synplify Pro 8.4

Model Technology ModelSim 6.1b

Windows XP

System Generator for DSP 8.1

PC Only ISE 8.1i Service Pack 1 or later

PC Only ISE 7.1i Service Pack 4 or later

ChipScope 8.1i

ChipScope 7.1i[!--empirenews.page--]

EDK 7.1i

R14 SP1, R14 SP2 and R14 SP3 from MathWorks

Windows XP

System Generator for DSP 7.1

PC Only ISE 7.1i Service Pack 1 or later

ChipScope 7.1i

EDK 7.1i SP2

R14, R14 SP1, R14 SP2 from MathWorks

Windows XP

System Generator for DSP 6.1

PC Only ISE 6.3i Service Pack 1 or later

IP Update 4

ChipScope 6.3i

EDK 6.3i

R13 SP1 or R14 from MathWorks

For information on installing System Generator for DSP 6.1.1 with ISE 6.2i, see (Xilinx Answer 18964)

Windows XP

System Generator for DSP 3.1

PC Only ISE 5.2i Service Pack 1 or later

R13 from MathWorks

Synplify 7.2

Leonardo Spectrum 2002e

Windows 2000 and Windows XP

System Generator for DSP 2.3

PC Only ISE 5.1i

IP Update 1

R12 SP1 or R13 from MathWorks

Synplify 7.2

Leonardo Spectrum 2002d

Windows NT 4.0 Service Pack 6, Windows 2000, and Windows XP

System Generator for DSP 2.2

PC Only ISE 4.2i

IP Update 2

R12 SP1 from MathWorks

Synplify 7.1

Leonardo Spectrum 2002a

Windows NT 4.0 Service Pack 6 or greater, Windows 2000, and Windows ME

System Generator for DSP 2.1

PC Only ISE 4.1i Service Pack 1 or later

IP Update 1

R12 or R12 SP1 from MathWorks

Windows NT 4.0 Service Pack 6 or greater, Windows 2000, and Windows 98

System Generator for DSP 1.1

PC Only ISE 3.xi Service Pack 7 or later

IP Update 3

R11 SP1 or R12 from MathWorks

Windows NT 4.0 and Windows 98

System Generator for DSP 1.0

PC Only ISE 3.1i Service Pack 1 or later

IP Update 1 (d_ip1)

R11 SP1 from MathWorks

Windows NT 4.0 and Windows 98

也可以參考 如果安裝好了system generator(安裝ISE套件的時(shí)候一般會(huì)一起安裝的)和相應(yīng)的MATLAB后還需要做如下操作方能成功使用system generator 1、打開(kāi)“我的程序 ——> Xilinx Design Tools——> Xilinx Design Suit 14.2——>system generator MATLAB Configurator出現(xiàn)如下界面

 

一開(kāi)始出現(xiàn)的是no configured,Xilinx Suite選擇IDS,并在前面方框勾上,并確保MATLABD的安裝路徑是正確的,注意MATLAB的安裝路徑不能出現(xiàn)中文和空格。最后點(diǎn)擊Apply,稍等一會(huì)...Status就會(huì)出現(xiàn)Configured。 說(shuō)明system generator和MATLAB已經(jīng)關(guān)聯(lián)成功!

本站聲明: 本文章由作者或相關(guān)機(jī)構(gòu)授權(quán)發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀(guān)點(diǎn),本站亦不保證或承諾內(nèi)容真實(shí)性等。需要轉(zhuǎn)載請(qǐng)聯(lián)系該專(zhuān)欄作者,如若文章內(nèi)容侵犯您的權(quán)益,請(qǐng)及時(shí)聯(lián)系本站刪除。
換一批
延伸閱讀

在嵌入式開(kāi)發(fā)領(lǐng)域,工具鏈的生態(tài)競(jìng)爭(zhēng)直接影響開(kāi)發(fā)效率與產(chǎn)品競(jìng)爭(zhēng)力。德州儀器(TI)的Code Composer Studio(CCS)與賽靈思(Xilinx)的Vitis作為兩大主流平臺(tái),分別在DSP與FPGA/SoC開(kāi)發(fā)...

關(guān)鍵字: TI Xilinx

5月8日消息,AMD今天公布了2025年第一季度財(cái)報(bào),創(chuàng)造史上最高光的時(shí)刻!

關(guān)鍵字: AMD 光電模塊 賽靈思

為增進(jìn)大家對(duì)嵌入式的認(rèn)識(shí),本文將對(duì)嵌入式開(kāi)發(fā)以及學(xué)習(xí)嵌入式需要注意的事項(xiàng)予以介紹。

關(guān)鍵字: 嵌入式 指數(shù) 嵌入式開(kāi)發(fā)

中國(guó)上海,2025年4月7日 — 全球領(lǐng)先的嵌入式系統(tǒng)開(kāi)發(fā)軟件解決方案供應(yīng)商IAR正式發(fā)布全新云就緒平臺(tái),為嵌入式開(kāi)發(fā)團(tuán)隊(duì)提供企業(yè)級(jí)的可擴(kuò)展性、安全性和自動(dòng)化能力。該平臺(tái)于在德國(guó)紐倫堡舉辦的embedded world...

關(guān)鍵字: 自動(dòng)化 嵌入式開(kāi)發(fā) RISC-V

在嵌入式系統(tǒng)開(kāi)發(fā)領(lǐng)域,VS Code(Visual Studio Code)作為一款輕量級(jí)但功能強(qiáng)大的代碼編輯器,正逐漸成為開(kāi)發(fā)者的首選工具。本文將詳細(xì)介紹如何在VS Code上搭建嵌入式開(kāi)發(fā)環(huán)境,并分享一些調(diào)試技巧。

關(guān)鍵字: VS Code 嵌入式開(kāi)發(fā)

隨著汽車(chē)電子化、智能化程度的不斷提高,車(chē)載以太網(wǎng)(Automotive Ethernet)作為新一代車(chē)載網(wǎng)絡(luò)通信技術(shù),正逐漸成為汽車(chē)內(nèi)部通信的主干網(wǎng)絡(luò)。它以其高帶寬、低延遲和強(qiáng)抗干擾能力,為汽車(chē)提供了更加高效、可靠的數(shù)據(jù)...

關(guān)鍵字: 車(chē)載以太網(wǎng) 嵌入式開(kāi)發(fā)

隨著物聯(lián)網(wǎng)技術(shù)的飛速發(fā)展,嵌入式系統(tǒng)對(duì)實(shí)時(shí)性、低功耗和可擴(kuò)展性的要求越來(lái)越高。Zephyr RTOS(實(shí)時(shí)操作系統(tǒng))作為一款專(zhuān)為資源受限設(shè)備設(shè)計(jì)的開(kāi)源RTOS,憑借其輕量級(jí)、模塊化和高可擴(kuò)展性,在嵌入式開(kāi)發(fā)領(lǐng)域得到了廣泛...

關(guān)鍵字: 嵌入式開(kāi)發(fā) Zephyr RTOS 物聯(lián)網(wǎng)

2月10日消息,DeepSeek大模型火遍海內(nèi)外,AMD Instinct數(shù)據(jù)中心GPU第一時(shí)間實(shí)現(xiàn)了對(duì)最新版DeepSeek V3的支持,并且集成了SGLang推理框架優(yōu)化,從而提供最佳性能。

關(guān)鍵字: AMD 光電模塊 賽靈思

嵌入式開(kāi)發(fā),作為電子工程和計(jì)算機(jī)科學(xué)交叉領(lǐng)域的重要分支,對(duì)于構(gòu)建穩(wěn)定、高效的軟件系統(tǒng)提出了獨(dú)特挑戰(zhàn)。本文將深入探討嵌入式開(kāi)發(fā)的可靠方法論,結(jié)合實(shí)例與代碼,為開(kāi)發(fā)者提供一套系統(tǒng)化的指導(dǎo)原則。

關(guān)鍵字: 嵌入式開(kāi)發(fā) 計(jì)算機(jī)科學(xué)

嵌入式開(kāi)發(fā),作為電子工程和計(jì)算機(jī)科學(xué)的交匯點(diǎn),對(duì)軟件系統(tǒng)的穩(wěn)定性和效率提出了極高的要求。本文將結(jié)合具體案例,深入探討嵌入式開(kāi)發(fā)中的可靠方法論,為開(kāi)發(fā)者提供一套系統(tǒng)化的指導(dǎo)原則。

關(guān)鍵字: 嵌入式開(kāi)發(fā) 智能家居
關(guān)閉